Only ipq40xx and ipq807x specific functionalities were
available in common SMEM. Made ipq806x specific changes
so that all QCA platforms can use this.
Change-Id: I00fc9c9ba8e2545d665c9791849d82e0ab5d974a
Signed-off-by: Aditya Kumar Patra S <apatr@codeaurora.org>
Adding a common file fdt.c and moving fdt fixup related routines
to this file to keep them generic.
Change-Id: I863135fc79f52eb35789605b8e240c637db0e02a
Signed-off-by: Gokul Sriram Palanisamy <gpalan@codeaurora.org>
This change eliminates the use of gboard_param
variable. Subsequent changes will make use of
dts.
Change-Id: Ic79a72c4fa1b86e864b55306a32c110bcfbc9184
Signed-off-by: Akila N <akilan@codeaurora.org>
1. Moved gpio structure declaration to gpio.h
2. Moved gpio configuration bit value macros to dt-bindings
Change-Id: I9da1cc3703a92e02cfa86765c8d4afe5321fed35
Signed-off-by: Gokul Sriram Palanisamy <gpalan@codeaurora.org>
Moved the clock header files into include folder to
escape from relative paths.
Change-Id: I776141741296e1138e45efb069479a0e26b4855c
Signed-off-by: Ajay Kishore <akisho@codeaurora.org>
Modified common serial driver to work for all AK, DK and HK boards.
Made the driver more generic. The board specific
configurations are moved to respective board.c files.
Change-Id: I8aa0001d215126eb1dd15d75d6ab3f9139d6f919
Signed-off-by: Aditya Kumar Patra S <apatr@codeaurora.org>
Fixed warnings for both ipq807x and ipq40xx
builds.
Change-Id: I69accebf525ee52f470335a14474378f5e7f65b0
Signed-off-by: Saravanan Jaganathan <sjaganat@codeaurora.org>
SMC calls are common for IPQ807x, IPQ40xx hence moving it to
common folder
Change-Id: I3d6564ad51ebe396f85cedbf41374374f40865c6
Signed-off-by: Manoharan Vijaya Raghavan <mraghava@codeaurora.org>
The SMEM is used for all the platforms like ipq40xx and ipq807x.
So moving this into a common place to use all qcom platforms.
Change-Id: I04f0bf0e7aad0eae71024d734d8049a3470d510d
Signed-off-by: Sham Muthayyan <smuthayy@codeaurora.org>
This patch has the initial changes required to make the
qca_mmc driver buildable. Also added the Kconfig
options required for the qca_mmc driver.
Change-Id: I15c0e9288ae5c7ae361659dff1e84b619de989a8
Signed-off-by: Vasudevan Murugesan <vmuruges@codeaurora.org>
Porting serial driver from IPQ806x u-boot for IPQ807x
Change-Id: I860af26485231d5634f33422ca5cb7a0219e6125
Signed-off-by: Manoharan Vijaya Raghavan <mraghava@codeaurora.org>
For some board designs, it might be useful to switch the DC-DC
clock source to something else rather the default 24 MHz, e.g.
for EMI reasons.
For this, override the mxs_power_setup_dcdc_clocksource function
in your board support files.
Example:
void mxs_power_setup_dcdc_clocksource(void)
{
mxs_power_switch_dcdc_clocksource(POWER_MISC_FREQSEL_20MHZ);
}
Signed-off-by: Michael Heimpold <mhei@heimpold.de>
Cc: Marek Vasut <marex@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Fabio Estevam <fabio.estevam@freescale.com>
Acked-by: Marek Vasut <marex@denx.de>
Consecutive write transactions from core to PCI express outbound
path hangs after 25 to 30 transactions depending on core freq.
This erratum enable the mbist clock through COP register setting.
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
Freescale ARM-based Layerscape contains a SATA controller
which comply with the serial ATA 3.0 specification and the
AHCI 1.3 specification.
This patch adds SATA feature on ls2080aqds, ls2080ardb and
ls1043aqds boards.
Signed-off-by: Tang Yuantian <Yuantian.Tang@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
LS1043ARDB Secure Boot Target from NOR has been added.
- Configs defined to enable esbc_validate.
- ESBC Address in header is made 64 bit.
- SMMU is re-configured in Bypass mode.
Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
DDR has been set as secure in MMU tables. Non-secure master such
as SDHC DMA cannot access data correctly. Mixing secure and non-
secure MMU entries requirs the MMU tables themselves in secure
memory. This patch moves MMU tables into a secure DDR area.
Early MMU tables are changed to set DDR as non-secure. A new
table is added into final MMU tables so secure memory can have
2MB granuality.
gd->secure_ram tracks the location of this secure memory. For
ARMv8 SoCs, the RAM base is not zero and RAM is divided into several
banks. gd->secure_ram needs to be maintained before using. This
maintenance is board-specific, depending on the SoC and memory
bank of the secure memory falls into.
Signed-off-by: York Sun <yorksun@freescale.com>
This is a workaround for hardware erratum.
Write the value of 63b2_0042h to EDDRTQCFG will optimal the
memory controller performance.
The value: 63b2_0042h comes from the hardware team.
Signed-off-by: Yuan Yao <yao.yuan@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
Enable the IP feature's snoop signal to support
hardware snoop for cache coherence.
SNPCNFGCR contains the bits to drive snoop signal
for various masters.
Signed-off-by: Yuan Yao <yao.yuan@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
Create a soc.c file to put the code for soc special settings.
Signed-off-by: Yuan Yao <yao.yuan@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
This patch also expose the complete DDR region(s) to Linux.
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
