mirror/u-boot-2016
1
0
Fork 0
mirror of https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git synced 2025-12-10 07:44:53 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

drivers: i2c: qup: add multi I2C support for all IPQ chipsets

Browse source 
This change adds support to enable multiple I2C bus on all IPQ
platforms. Removed the device specific changes and updated in
a generic way to support multiple I2C on all the IPQ platforms.

Change-Id: Ie13dd744c6317fc9245bc88781e79a9fb3621a62
Signed-off-by: Ram Kumar D <quic_ramd@quicinc.com>
This commit is contained in:
Ram Kumar D 2022-05-06 10:55:45 +05:30 • committed by Gerrit - the friendly Code Review server
parent 270d1e7245
commit 88f81ffced
23 changed files with 150 additions and 166 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
arch/arm/include/asm/arch-ipq5018/clk.h
View file

@ -15,22 +15,6 @@
#define IPQ5018_CLK_H #define IPQ5018_CLK_H
#define CLK_ENABLE 0x1 #define CLK_ENABLE 0x1
/* I2C clocks configuration */
#ifdef CONFIG_IPQ5018_I2C
#define GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR 0x1804004
#define GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL (1 << 8)
#define GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV (0x1F << 0)
#define GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR 0x1804000
#define GCC_BLSP1_QUP3_I2C_APPS_CBCR 0x1804010
#define CMD_UPDATE 0x1
#define ROOT_EN 0x2
void i2c_clock_config(void);
#endif
#ifdef CONFIG_IPQ_BT_SUPPORT #ifdef CONFIG_IPQ_BT_SUPPORT
#define GCC_BTSS_LPO_CBCR 0x181C004 #define GCC_BTSS_LPO_CBCR 0x181C004

17
arch/arm/include/asm/arch-ipq6018/clk.h
View file

@ -16,23 +16,6 @@
#include <asm/arch-qca-common/uart.h> #include <asm/arch-qca-common/uart.h>
/* I2C clocks configuration */
#ifdef CONFIG_IPQ6018_I2C
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR 0x1802010
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL (1 << 8)
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV (0x1F << 0)
#define GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR 0x180200C
#define GCC_BLSP1_QUP1_I2C_APPS_CBCR 0x1802008
#define CMD_UPDATE 0x1
#define ROOT_EN 0x2
#define CLK_ENABLE 0x1
void i2c_clock_config(void);
#endif
#define GCC_BLSP1_UART1_BCR 0x1802038 #define GCC_BLSP1_UART1_BCR 0x1802038
#define GCC_BLSP1_UART2_BCR 0x1803028 #define GCC_BLSP1_UART2_BCR 0x1803028
#define GCC_BLSP1_UART3_BCR 0x1804028 #define GCC_BLSP1_UART3_BCR 0x1804028

5
arch/arm/include/asm/arch-ipq807x/clk.h
View file

@ -14,9 +14,4 @@
#ifndef IPQ807X_CLK_H #ifndef IPQ807X_CLK_H
#define IPQ807X_CLK_H #define IPQ807X_CLK_H
/* I2C clocks configuration */
#ifdef CONFIG_IPQ807x_I2C
void i2c_clock_config(void);
#endif
#endif /*IPQ807X_CLK_H*/ #endif /*IPQ807X_CLK_H*/

32
arch/arm/include/asm/arch-ipq9574/clk.h
View file

@ -16,38 +16,6 @@
#include <asm/arch-qca-common/uart.h> #include <asm/arch-qca-common/uart.h>
/* I2C clocks configuration */
#ifdef CONFIG_IPQ9574_I2C
#define BLSP1_QUP_BASE 0x078B5000
#define GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR 0x1802018
#define GCC_BLSP1_QUP1_I2C_APPS_CBCR 0x1802024
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR 0x180201C
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL (1 << 8)
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV (0x1F << 0)
#define GCC_BLSP1_QUP_I2C_OFFSET_INC 0x1000
#define GCC_BLSP1_QUP_I2C_APPS_CFG_RCGR(id) ((id < 1) ? \
(GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR):\
(GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR + (GCC_BLSP1_QUP_I2C_OFFSET_INC * id)))
#define GCC_BLSP1_QUP_I2C_APPS_CMD_RCGR(id) ((id < 1) ? \
(GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR):\
(GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR + (GCC_BLSP1_QUP_I2C_OFFSET_INC * id)))
#define GCC_BLSP1_QUP_I2C_APPS_CBCR(id) ((id < 1) ? \
(GCC_BLSP1_QUP1_I2C_APPS_CBCR):\
(GCC_BLSP1_QUP1_I2C_APPS_CBCR + (GCC_BLSP1_QUP_I2C_OFFSET_INC * id)))
#define I2C_PORT_ID(reg) ((reg - BLSP1_QUP_BASE) / GCC_BLSP1_QUP_I2C_OFFSET_INC)
#define CMD_UPDATE 0x1
#define ROOT_EN 0x2
#define CLK_ENABLE 0x1
void i2c_clock_config(void);
#endif
#define GCC_BLSP1_UART1_BCR 0x1802028 #define GCC_BLSP1_UART1_BCR 0x1802028
#define GCC_BLSP1_UART2_BCR 0x1803028 #define GCC_BLSP1_UART2_BCR 0x1803028
#define GCC_BLSP1_UART3_BCR 0x1804028 #define GCC_BLSP1_UART3_BCR 0x1804028

73
arch/arm/include/asm/arch-qca-common/clk.h Normal file
View file

@ -0,0 +1,73 @@
/*
* Copyright (c) 2015-2016, 2018-2021 The Linux Foundation. All rights reserved.
*
* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef CLK_H
#define CLK_H
/* I2C clocks configuration */
#ifdef CONFIG_IPQ_I2C
// IPQ5018, IPQ6018, IPQ807X
#if defined(CONFIG_IPQ5018) || defined(CONFIG_IPQ6018) || defined(CONFIG_IPQ807x)
#define GCC_BLSP1_QUP1_I2C_APPS_CBCR 0x1802008
#define GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR 0x180200C
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR 0x1802010
#define GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR 0x1803000
#define GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR 0x1803004
#define GCC_BLSP1_QUP2_I2C_APPS_CBCR 0x1803010
#else // IPQ9574, devsoc
#define GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR 0x1802018
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR 0x180201C
#define GCC_BLSP1_QUP1_I2C_APPS_CBCR 0x1802024
#define GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR 0x1803018
#define GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR 0x180301C
#define GCC_BLSP1_QUP2_I2C_APPS_CBCR 0x1803024
#endif
#define BLSP1_QUP_BASE 0x078B5000
#define I2C_PORT_ID(reg) ((reg - BLSP1_QUP_BASE) / GCC_BLSP1_QUP_I2C_OFFSET_INC)
#define GCC_BLSP1_QUP_I2C_OFFSET_INC 0x1000
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL (1 << 8)
#define GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV (0x1F << 0)
#define GCC_BLSP1_QUP_I2C_APPS_CMD_RCGR(id) ((id < 1) ? \
(GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR):\
(GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR + (GCC_BLSP1_QUP_I2C_OFFSET_INC * (id-1))))
#define GCC_BLSP1_QUP_I2C_APPS_CFG_RCGR(id) ((id < 1) ? \
(GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR):\
(GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR + (GCC_BLSP1_QUP_I2C_OFFSET_INC * (id-1))))
#define GCC_BLSP1_QUP_I2C_APPS_CBCR(id) ((id < 1) ? \
(GCC_BLSP1_QUP1_I2C_APPS_CBCR):\
(GCC_BLSP1_QUP2_I2C_APPS_CBCR + (GCC_BLSP1_QUP_I2C_OFFSET_INC * (id-1))))
#define CMD_UPDATE 0x1
#define ROOT_EN 0x2
#define CLK_ENABLE 0x1
void i2c_clock_config(void);
#endif
#endif /*CLK_H*/

1
arch/arm/include/asm/arch-qca-common/qca_common.h
View file

@ -16,6 +16,7 @@
#include <asm/u-boot.h> #include <asm/u-boot.h>
#include <asm/arch-qca-common/smem.h> #include <asm/arch-qca-common/smem.h>
#include <asm/arch-qca-common/gpio.h> #include <asm/arch-qca-common/gpio.h>
#include <asm/arch-qca-common/clk.h>
#ifdef CONFIG_ARCH_IPQ5018 #ifdef CONFIG_ARCH_IPQ5018
#include <asm/arch-ipq5018/clk.h> #include <asm/arch-ipq5018/clk.h>

4
board/ipq5018/Kconfig
View file

@ -12,8 +12,8 @@ config SYS_VENDOR
config SYS_CONFIG_NAME config SYS_CONFIG_NAME
default "ipq5018" default "ipq5018"
config IPQ5018_I2C config IPQ_I2C
bool "Enable i2c support for ipq5018" bool "Enable i2c support on IPQ platform"
config USB_XHCI_IPQ config USB_XHCI_IPQ
bool "Enable usb support for ipq5018" bool "Enable usb support for ipq5018"

4
board/ipq807x/Kconfig
View file

@ -10,8 +10,8 @@ config SYS_VENDOR
config SYS_CONFIG_NAME config SYS_CONFIG_NAME
default "ipq807x" default "ipq807x"
config IPQ807x_I2C config IPQ_I2C
bool "Enable i2c support for ipq807x" bool "Enable i2c support on IPQ platform"
config USB_XHCI_IPQ config USB_XHCI_IPQ
bool "ipq807x usb support for ipq807x" bool "ipq807x usb support for ipq807x"

1
board/qca/arm/common/Makefile
View file

@ -6,6 +6,7 @@ obj-$(CONFIG_IPQ_TZT) += cmd_tzt.o
obj-$(CONFIG_SMP_CMD_SUPPORT) += cmd_runmulticore.o obj-$(CONFIG_SMP_CMD_SUPPORT) += cmd_runmulticore.o
obj-y += fdt_info.o obj-y += fdt_info.o
obj-y += board_init.o obj-y += board_init.o
obj-y += clk.o
ifndef CONFIG_ENV_IS_NOWHERE ifndef CONFIG_ENV_IS_NOWHERE
obj-y += env.o obj-y += env.o
endif endif

59
board/qca/arm/common/clk.c Normal file
View file

@ -0,0 +1,59 @@
/*
* Copyright (c) 2015-2016, 2018-2020 The Linux Foundation. All rights reserved.
*
* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <common.h>
#include <asm/global_data.h>
#include <asm/io.h>
#include <asm/arch-qca-common/clk.h>
#include <asm/errno.h>
#include <fdtdec.h>
DECLARE_GLOBAL_DATA_PTR;
#ifdef CONFIG_IPQ_I2C
void i2c_clock_config(void)
{
int cfg, i2c_id;
int i2c_node;
const u32 *i2c_base;
int i;
char alias[6];
for (i = 0; i < CONFIG_IPQ_MAX_BLSP_QUPS; i++) {
memset(alias, 0, 6);
snprintf(alias, 5, "i2c%d", i);
i2c_node = fdt_path_offset(gd->fdt_blob, alias);
if (i2c_node >= 0) {
i2c_base = fdt_getprop(gd->fdt_blob, i2c_node, "reg", NULL);
if (i2c_base) {
i2c_id = I2C_PORT_ID(fdt32_to_cpu(i2c_base[0]));
/* Configure qup1_i2c_apps_clk_src */
cfg = (GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL |
GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV);
writel(cfg, GCC_BLSP1_QUP_I2C_APPS_CFG_RCGR(i2c_id));
writel(CMD_UPDATE, GCC_BLSP1_QUP_I2C_APPS_CMD_RCGR(i2c_id));
mdelay(100);
writel(ROOT_EN, GCC_BLSP1_QUP_I2C_APPS_CMD_RCGR(i2c_id));
/* Configure CBCR */
writel(CLK_ENABLE, GCC_BLSP1_QUP_I2C_APPS_CBCR(i2c_id));
}
}
}
}
#endif

19
board/qca/arm/ipq5018/clock.c
View file

@ -16,25 +16,6 @@
#include <asm/io.h> #include <asm/io.h>
#include <asm/errno.h> #include <asm/errno.h>
#ifdef CONFIG_IPQ5018_I2C
void i2c_clock_config(void)
{
int cfg;
/* Configure qup1_i2c_apps_clk_src */
cfg = (GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL |
GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV);
writel(cfg, GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR);
writel(CMD_UPDATE, GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR);
mdelay(100);
writel(ROOT_EN, GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR);
/* Configure CBCR */
writel(CLK_ENABLE, GCC_BLSP1_QUP3_I2C_APPS_CBCR);
}
#endif
#ifdef CONFIG_IPQ_BT_SUPPORT #ifdef CONFIG_IPQ_BT_SUPPORT
void enable_btss_lpo_clk(void) void enable_btss_lpo_clk(void)
{ {

19
board/qca/arm/ipq6018/clock.c
View file

@ -16,25 +16,6 @@
#include <asm/arch-ipq6018/clk.h> #include <asm/arch-ipq6018/clk.h>
#include <asm/errno.h> #include <asm/errno.h>
#ifdef CONFIG_IPQ6018_I2C
void i2c_clock_config(void)
{
int cfg;
/* Configure qup1_i2c_apps_clk_src */
cfg = (GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL |
GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV);
writel(cfg, GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR);
writel(CMD_UPDATE, GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR);
mdelay(100);
writel(ROOT_EN, GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR);
/* Configure CBCR */
writel(CLK_ENABLE, GCC_BLSP1_QUP1_I2C_APPS_CBCR);
}
#endif
static void uart_configure_mux(u8 id) static void uart_configure_mux(u8 id)
{ {
unsigned long cfg_rcgr; unsigned long cfg_rcgr;

8
board/qca/arm/ipq807x/clock.c
View file

@ -13,11 +13,3 @@
#include <common.h> #include <common.h>
#include <asm/arch-ipq807x/clk.h> #include <asm/arch-ipq807x/clk.h>
#ifdef CONFIG_IPQ807x_I2C
void i2c_clock_config(void)
{
return;
}
#endif

35
board/qca/arm/ipq9574/clock.c
View file

@ -20,41 +20,6 @@
DECLARE_GLOBAL_DATA_PTR; DECLARE_GLOBAL_DATA_PTR;
#ifdef CONFIG_IPQ9574_I2C
void i2c_clock_config()
{
int cfg, i2c_id;
int i2c_node;
const u32 *i2c_base;
int i;
char alias[6];
for (i = 0; i < CONFIG_IPQ_MAX_BLSP_QUPS; i++) {
memset(alias, 0, 6);
snprintf(alias, 5, "i2c%d", i);
i2c_node = fdt_path_offset(gd->fdt_blob, alias);
if (i2c_node >= 0) {
i2c_base = fdt_getprop(gd->fdt_blob, i2c_node, "reg", NULL);
if (i2c_base) {
i2c_id = I2C_PORT_ID(fdt32_to_cpu(i2c_base[0]));
/* Configure qup1_i2c_apps_clk_src */
cfg = (GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL |
GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV);
writel(cfg, GCC_BLSP1_QUP_I2C_APPS_CFG_RCGR(i2c_id));
writel(CMD_UPDATE, GCC_BLSP1_QUP_I2C_APPS_CMD_RCGR(i2c_id));
mdelay(100);
writel(ROOT_EN, GCC_BLSP1_QUP_I2C_APPS_CMD_RCGR(i2c_id));
/* Configure CBCR */
writel(CLK_ENABLE, GCC_BLSP1_QUP_I2C_APPS_CBCR(i2c_id));
}
}
}
}
#endif
static void uart_configure_mux(u8 id) static void uart_configure_mux(u8 id)
{ {
unsigned long cfg_rcgr; unsigned long cfg_rcgr;

2
configs/ipq5018_defconfig
View file

@ -185,7 +185,7 @@ CONFIG_SIMPLE_BUS=y
# #
# CONFIG_DM_I2C_COMPAT is not set # CONFIG_DM_I2C_COMPAT is not set
# CONFIG_CROS_EC_KEYB is not set # CONFIG_CROS_EC_KEYB is not set
CONFIG_IPQ5018_I2C=y CONFIG_IPQ_I2C=y
# #
# LED Support # LED Support

2
configs/ipq5018_tiny_debug_defconfig
View file

@ -178,7 +178,7 @@ CONFIG_SIMPLE_BUS=y
# #
# CONFIG_DM_I2C_COMPAT is not set # CONFIG_DM_I2C_COMPAT is not set
# CONFIG_CROS_EC_KEYB is not set # CONFIG_CROS_EC_KEYB is not set
# CONFIG_IPQ5018_I2C is not set # CONFIG_IPQ_I2C is not set
# #
# LED Support # LED Support

2
configs/ipq5018_tiny_defconfig
View file

@ -179,7 +179,7 @@ CONFIG_SIMPLE_BUS=y
# #
# CONFIG_DM_I2C_COMPAT is not set # CONFIG_DM_I2C_COMPAT is not set
# CONFIG_CROS_EC_KEYB is not set # CONFIG_CROS_EC_KEYB is not set
# CONFIG_IPQ5018_I2C is not set # CONFIG_IPQ_I2C is not set
# #
# LED Support # LED Support

2
configs/ipq807x_defconfig
View file

@ -186,7 +186,7 @@ CONFIG_SIMPLE_BUS=y
# #
# CONFIG_DM_I2C_COMPAT is not set # CONFIG_DM_I2C_COMPAT is not set
# CONFIG_CROS_EC_KEYB is not set # CONFIG_CROS_EC_KEYB is not set
CONFIG_IPQ807x_I2C=y CONFIG_IPQ_I2C=y
# #
# LED Support # LED Support

2
configs/ipq807x_tiny_defconfig
View file

@ -186,7 +186,7 @@ CONFIG_SIMPLE_BUS=y
# #
# CONFIG_DM_I2C_COMPAT is not set # CONFIG_DM_I2C_COMPAT is not set
# CONFIG_CROS_EC_KEYB is not set # CONFIG_CROS_EC_KEYB is not set
# CONFIG_IPQ807x_I2C is not set # CONFIG_IPQ_I2C is not set
# #
# LED Support # LED Support

2
include/configs/ipq5018.h
View file

@ -219,7 +219,7 @@ extern loff_t board_env_size;
/* /*
* I2C Enable * I2C Enable
*/ */
#ifdef CONFIG_IPQ5018_I2C #ifdef CONFIG_IPQ_I2C
#define CONFIG_SYS_I2C_QUP #define CONFIG_SYS_I2C_QUP
#define CONFIG_CMD_I2C #define CONFIG_CMD_I2C
#define CONFIG_DM_I2C #define CONFIG_DM_I2C

4
include/configs/ipq6018.h
View file

@ -69,8 +69,8 @@
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE -\ #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE -\
CONFIG_SYS_MALLOC_LEN - CONFIG_ENV_SIZE -\ CONFIG_SYS_MALLOC_LEN - CONFIG_ENV_SIZE -\
GENERATED_BD_INFO_SIZE) GENERATED_BD_INFO_SIZE)
#define CONFIG_IPQ6018_I2C 1 #define CONFIG_IPQ_I2C 1
#ifdef CONFIG_IPQ6018_I2C #ifdef CONFIG_IPQ_I2C
#define CONFIG_SYS_I2C_QUP #define CONFIG_SYS_I2C_QUP
#define CONFIG_CMD_I2C #define CONFIG_CMD_I2C
#define CONFIG_DM_I2C #define CONFIG_DM_I2C

3
include/configs/ipq807x.h
View file

@ -22,6 +22,7 @@
* Support for IPQ807X RUMI * Support for IPQ807X RUMI
*/ */
#define CONFIG_IPQ_RUMI #define CONFIG_IPQ_RUMI
#define CONFIG_IPQ807x
/* /*
* Disabled for actual chip. * Disabled for actual chip.
@ -75,7 +76,7 @@
text_base --> |------------| text_base --> |------------|
*/ */
#ifdef CONFIG_IPQ807x_I2C #ifdef CONFIG_IPQ_I2C
#define CONFIG_SYS_I2C_QUP #define CONFIG_SYS_I2C_QUP
#define CONFIG_CMD_I2C #define CONFIG_CMD_I2C
#define CONFIG_DM_I2C #define CONFIG_DM_I2C

4
include/configs/ipq9574.h
View file

@ -150,8 +150,8 @@ extern loff_t board_env_size;
#define HAVE_BLOCK_DEVICE #define HAVE_BLOCK_DEVICE
#define CONFIG_DOS_PARTITION #define CONFIG_DOS_PARTITION
#define CONFIG_IPQ9574_I2C 1 #define CONFIG_IPQ_I2C 1
#ifdef CONFIG_IPQ9574_I2C #ifdef CONFIG_IPQ_I2C
#define CONFIG_SYS_I2C_QUP #define CONFIG_SYS_I2C_QUP
#define CONFIG_CMD_I2C #define CONFIG_CMD_I2C
#define CONFIG_DM_I2C #define CONFIG_DM_I2C