mirror/u-boot-2016
1
0
Fork 0
mirror of https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git synced 2025-12-10 07:44:53 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge "ipq5332: Update reset seq & MDIO clk for MHT"

Browse source
This commit is contained in:
Linux Build Service Account 2022-11-26 07:01:38 -08:00 • committed by Gerrit - the friendly Code Review server
commit 6c139c94d7
5 changed files with 14 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
arch/arm/dts/ipq5332-mi01.2.dts
View file

@ -180,7 +180,7 @@
ess-switch {
switch_mac_mode0 = <PORT_WRAPPER_SGMII_PLUS>;
switch_mac_mode1 = <PORT_WRAPPER_10GBASE_R>;
qca808x_gpio = <16>;
qca808x_gpio = <51>;
qca808x_gpio_cnt = <1>;
mdc_mdio_gpio = <27 28>;
qca8084_switch_enable = <1>;

2
arch/arm/dts/ipq5332-mi01.4.dts
View file

@ -165,7 +165,7 @@
ess-switch {
switch_mac_mode0 = <PORT_WRAPPER_SGMII_PLUS>;
switch_mac_mode1 = <PORT_WRAPPER_SGMII_PLUS>;
qca808x_gpio = <16>;
qca808x_gpio = <51>;
qca808x_gpio_cnt = <1>;
mdc_mdio_gpio = <27 28>;
napa_gpio = <22>;

1
arch/arm/include/asm/arch-ipq5332/clk.h
View file

@ -173,6 +173,7 @@
#define NSS_CC_PORT1_RX_CBCR 0x39B00480
#define NSS_CC_UNIPHY_PORT1_RX_CBCR 0x39B004B4
#define MDIO_50MHZ_CLK_BASE 0x7a00610
#define GCC_USB_BCR 0x182C000
#define GCC_USB0_MASTER_CMD_RCGR 0x182C004

10
board/qca/arm/ipq5332/clock.c
View file

@ -489,6 +489,16 @@ void mdio_clock_init(void)
/* MDIO Master Clock init */
reg_val = readl(GCC_MDIO_MASTER_AHB_CBCR);
writel(reg_val | GCC_CBCR_CLK_ENABLE, GCC_MDIO_MASTER_AHB_CBCR);
/* Enable 50MHZ */
reg_val = readl(MDIO_50MHZ_CLK_BASE);
reg_val |= BIT(0);
writel(reg_val, MDIO_50MHZ_CLK_BASE);
reg_val = readl(MDIO_50MHZ_CLK_BASE + 0x10000);
reg_val |= BIT(0);
writel(reg_val, MDIO_50MHZ_CLK_BASE + 0x10000);
}

1
board/qca/arm/ipq5332/ipq5332.c
View file

@ -911,6 +911,7 @@ void qca808x_phy_reset_init(void)
qca808x_gpio_base = (unsigned int *)GPIO_CONFIG_ADDR(qca808x_gpio[i]);
cfg = GPIO_OE | GPIO_DRV_8_MA | GPIO_PULL_UP;
writel(cfg, qca808x_gpio_base);
gpio_set_value(qca808x_gpio[i], 0x0);
}
}
}