mirror/u-boot-2016
1
0
Fork 0
mirror of https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git synced 2026-02-15 04:19:27 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

ipq806x: enabled dcache support

Browse source 
Change-Id: Ibfb0cfeb2e6b1919f4debc4d689426ee3ba29702
Signed-off-by: Antony Arun T <antothom@codeaurora.org>
This commit is contained in:
Antony Arun T 2018-03-21 17:18:47 +05:30
parent 2281952673
commit 0ecdac3fea
3 changed files with 15 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
board/qca/arm/common/board_init.c
View file

@ -343,12 +343,12 @@ void report_l2err(u32 l2esr)
}
#endif
void enable_caches(void)
__weak void enable_caches(void)
{
icache_enable();
}
void disable_caches(void)
__weak void disable_caches(void)
{
icache_disable();
}

12
board/qca/arm/ipq806x/ipq806x.c
View file

@ -968,3 +968,15 @@ void clear_l2cache_err(void)
set_l2_indirect_reg(L2ESR_IND_ADDR, val);
#endif
}
void enable_caches(void)
{
icache_enable();
dcache_enable();
}
void disable_caches(void)
{
icache_disable();
dcache_disable();
}

2
include/configs/ipq806x.h
View file

@ -334,7 +334,7 @@ typedef struct {
* Cache flush and invalidation based on L1 cache, so the cache line
* size is configured to 64 */
#define CONFIG_SYS_CACHELINE_SIZE 64
#define CONFIG_SYS_DCACHE_OFF
/*#define CONFIG_SYS_DCACHE_OFF*/
/* Enabling this flag will report any L2 errors.
* By default we are disabling it */