mirror of
https://github.com/plappermaul/realtek-doc.git
synced 2025-12-10 07:44:41 +01:00
Update RTL8218B.md
This commit is contained in:
parent
4b505b6fa6
commit
d295ac929b
1 changed files with 6 additions and 0 deletions
|
|
@ -8,6 +8,12 @@ Page | Register | Bits | Feature | Documentation
|
|||
--- | --- | --- | --- | ---
|
||||
**Page** | **Register** | **Bits** | **unknown** |
|
||||
0xa42 | 0x14 | 07:07 | 500M_EEE_ABILITY
|
||||
**Page** | **Register** | **Bits** | **unknown** |
|
||||
0xa44 | 0x11 | 09:09 | RETRY_DOWN_SPEED_500
|
||||
0xa44 | 0x11 | 05:05 | UTP_DOWN_SPEED | 0 = 100MBit
|
||||
0xa44 | 0x11 | 03:03 | UTP_DOWN_SPEED_ENABLE
|
||||
0xa44 | 0x11 | 02:02 | 2PAIR_AUTO_DOWNSPEED
|
||||
|
||||
|
||||
These additional/internal registers are organized in pages of 8. Each page knows registers 0x10-0x17. Their "absoulte" address can be calucalted by the formula page * 8 + (register - 16). It seems as if they are for the whole chip package and only accessed via the first port.
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue