Markus Stockhausen cbb365a77b realtek: pcs: fix PLL_CML_CTRL for serdes 0/1 ... Setup of register PLL_CML_CTRL has two issues. - It clears out bits 4-31 due to a wrong mask - Setup of bits 0-3 is not generic but depends on the mode of serdes 0/1 Fix that by relocating the code and adapting the mask. The error exists for longer but it has survived the pcs refactoring. Thus blame the corresponding refactoring commit. Fixes: b670d48 ("realtek: pcs: rtl838x: refactor imported code") Signed-off-by: Markus Stockhausen <markus.stockhausen@gmx.de> Link: https://github.com/openwrt/openwrt/pull/21956 Signed-off-by: Robert Marko <robimarko@gmail.com> (cherry picked from commit fdc3776068) Link: https://github.com/openwrt/openwrt/pull/22087 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>		2026-03-01 02:02:29 +01:00
..
imagebuilder	imagebuilder: add ABI suffix to packages when using apk	2026-01-16 17:13:00 +01:00
linux	realtek: pcs: fix PLL_CML_CTRL for serdes 0/1	2026-03-01 02:02:29 +01:00
llvm-bpf
sdk	sdk: use GIT_COMMIT for buildbot SDK	2025-12-04 19:20:55 +01:00
toolchain
Config.in
Makefile