u-boot-2016/drivers
York Sun 61bd2f75f5 drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3
Freescale LSCH3 platforms use two DDR controlers interleaving mode out of
reset. It can be configured to disable one controller. To support this
operation, the driver needs to detect and skip the disabled controller.

Signed-off-by: York Sun <yorksun@freescale.com>
2015-11-30 09:11:11 -08:00
..
adc
bios_emulator
block
bootcount
clk
core
cpu
crypto
ddr drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3 2015-11-30 09:11:11 -08:00
demo
dfu
dma
fpga
gpio
hwmon
i2c
input
led
memory
misc
mmc
mtd
net
pci
pcmcia
pinctrl
power
pwm
qe
ram
remoteproc
rtc
serial
soc
sound
spi
thermal
timer
tpm
twserial
usb
video
watchdog
Kconfig
Makefile