Ruchika Gupta 668ec87f52 powerpc: e6500: Lock/unlock 1 cache instead of L1 as init_ram ... For E6500 cores, L2 cache has been used as init_ram. L1 cache is a write through cache on E6500.If lines are not locked in both L1 and L2 caches, crashes are observed during secure boot. This patch locks/ unlocks both L1 and L2 cache to prevent the crash. Signed-off-by: Ruchika Gupta <ruchika.gupta@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>		2017-04-17 09:03:30 -07:00
..
mpc5xx
mpc5xxx	board_f: Rename initdram() to dram_init()	2017-04-13 09:40:57 -04:00
mpc8xx
mpc8xxx
mpc83xx
mpc85xx	powerpc: e6500: Lock/unlock 1 cache instead of L1 as init_ram	2017-04-17 09:03:30 -07:00
mpc86xx
mpc512x
mpc8260	board_f: powerpc: Make prt_8260_rsr(), prt_8260_clks() private	2017-04-05 13:55:08 -04:00
ppc4xx	board_f: Rename initdram() to dram_init()	2017-04-13 09:40:57 -04:00
Makefile