mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-03-14 21:10:27 +01:00
- hclk/pclk_div range should use '<=' instead of '<' - use GPLL for pd_bus clock source - pd_bus HCLK/PCLK clock rate should not bigger than ACLK Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
||
|---|---|---|
| .. | ||
| clk_rk3036.c | ||
| clk_rk3188.c | ||
| clk_rk3288.c | ||
| clk_rk3328.c | ||
| clk_rk3368.c | ||
| clk_rk3399.c | ||
| Makefile | ||