Shengzhou Liu 0d3972cfcd fsl/ddr: Add workaround for ERRATUM_A009942 ... During the receive data training, the DDRC may complete on a non-optimal setting that could lead to data corruption or initialization failure. Workaround: before setting MEM_EN, set DEBUG_29 register with specific value for different data rates. Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com> Reviewed-by: York Sun <york.sun@nxp.com>		2016-01-25 08:24:14 -08:00
..
asm	fsl/ddr: Add workaround for ERRATUM_A009942	2016-01-25 08:24:14 -08:00
debug	arm: debug: replace license blocks with SPDX	2014-10-26 22:22:09 +01:00