mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-02-08 21:11:01 +01:00
powerpc/t104x, t102x: Update CPC debug register value in PBI commands
Update PBI command in pbi_cfg files to keep register bit to default reset value while configuring CPC as SRAM Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
This commit is contained in:
parent
f57709ab18
commit
fa9ccff835
4 changed files with 4 additions and 4 deletions
|
|
@ -6,7 +6,7 @@
|
|||
#Configure CPC1 as 256KB SRAM
|
||||
09010100 00000000
|
||||
09010104 fffc0007
|
||||
09010f00 08000000
|
||||
09010f00 081e000d
|
||||
09010000 80000000
|
||||
#Configure LAW for CPC1
|
||||
09000cd0 00000000
|
||||
|
|
|
|||
|
|
@ -6,7 +6,7 @@
|
|||
#Configure CPC1 as 256KB SRAM
|
||||
09010100 00000000
|
||||
09010104 fffc0007
|
||||
09010f00 08000000
|
||||
09010f00 081e000d
|
||||
09010000 80000000
|
||||
#Configure LAW for CPC1
|
||||
09000cd0 00000000
|
||||
|
|
|
|||
|
|
@ -6,7 +6,7 @@
|
|||
#Configure CPC1 as 256KB SRAM
|
||||
09010100 00000000
|
||||
09010104 fffc0007
|
||||
09010f00 08000000
|
||||
09010f00 081e000d
|
||||
09010000 80000000
|
||||
#Configure LAW for CPC1
|
||||
09000cf0 00000000
|
||||
|
|
|
|||
|
|
@ -16,7 +16,7 @@
|
|||
#Configure CPC1 as 256KB SRAM
|
||||
09010100 00000000
|
||||
09010104 fffc0007
|
||||
09010f00 08000000
|
||||
09010f00 081e000d
|
||||
09010000 80000000
|
||||
#Configure LAW for CPC1
|
||||
09000cd0 00000000
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue