mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-02-27 14:43:07 +01:00
arm: ls102xa: Fixed a register definition error
There are 8 SCFG_SPARECR registers in SCFG memory block, not one. Signed-off-by: Tang Yuantian <Yuantian.Tang@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
This commit is contained in:
parent
eaa859e7d2
commit
d8222dbe42
1 changed files with 1 additions and 1 deletions
|
|
@ -182,7 +182,7 @@ struct ccsr_scfg {
|
|||
u32 etsecmcr;
|
||||
u32 sdhciovserlcr;
|
||||
u32 resv14[61];
|
||||
u32 sparecr;
|
||||
u32 sparecr[8];
|
||||
};
|
||||
|
||||
/* Clocking */
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue