mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-03-06 09:21:26 +01:00
ipq9574: usb: 24 Mhz reference clock update
Updated mock_utmi_clk to 24 MHz and use appropriate clock period. Change-Id: I080d1d7e544b97d1911dfdc597f44fcb37a7d906 Signed-off-by: Praveenkumar I <ipkumar@codeaurora.org>
This commit is contained in:
parent
0488bd0d1f
commit
af10e1fa4d
2 changed files with 3 additions and 3 deletions
|
|
@ -152,8 +152,8 @@ void i2c_clock_config(void);
|
|||
#define SW_OVERRIDE_ENABLE (1 << 2)
|
||||
#define GCC_USB0_MASTER_CFG_RCGR_SRC_SEL (1 << 8)
|
||||
#define GCC_USB0_MASTER_CFG_RCGR_SRC_DIV (0x7 << 0)
|
||||
#define GCC_USB_MOCK_UTMI_SRC_SEL (1 << 8)
|
||||
#define GCC_USB_MOCK_UTMI_SRC_DIV (0x13 << 0)
|
||||
#define GCC_USB_MOCK_UTMI_SRC_SEL (0 << 8)
|
||||
#define GCC_USB_MOCK_UTMI_SRC_DIV (0x1 << 0)
|
||||
#define UTMI_M 0x1
|
||||
#define UTMI_N 0xFFFE
|
||||
#define UTMI_D 0xFFFD
|
||||
|
|
|
|||
|
|
@ -361,7 +361,7 @@ static void usb_init_phy(int index)
|
|||
clrbits_le32(GCC_USB0_PHY_BCR, 0x1);
|
||||
|
||||
/* Config user control register */
|
||||
writel(0x0c80c010, USB30_1_GUCTL);
|
||||
writel(0x0a40c010, USB30_1_GUCTL);
|
||||
writel(0x0a87f0a0, USB30_1_FLADJ);
|
||||
|
||||
/* GCC_QUSB2_0_PHY_BCR */
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue