mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-03-14 21:10:27 +01:00
rockchip: clk: rk3399: change extract_bits to bitfield_extract
The RK3399 clk driver still has a left-over use of extract_bits, which can be replaced by using bitfield_extract from include/bitfield.h. This rewrites the invocation to use the shared function. Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
This commit is contained in:
parent
337bbb6297
commit
a8ee98df18
1 changed files with 2 additions and 6 deletions
|
|
@ -569,11 +569,6 @@ static const struct spi_clkreg spi_clkregs[] = {
|
|||
.sel_shift = CLK_SPI5_PLL_SEL_SHIFT, },
|
||||
};
|
||||
|
||||
static inline u32 extract_bits(u32 val, unsigned width, unsigned shift)
|
||||
{
|
||||
return (val >> shift) & ((1 << width) - 1);
|
||||
}
|
||||
|
||||
static ulong rk3399_spi_get_clk(struct rk3399_cru *cru, ulong clk_id)
|
||||
{
|
||||
const struct spi_clkreg *spiclk = NULL;
|
||||
|
|
@ -590,7 +585,8 @@ static ulong rk3399_spi_get_clk(struct rk3399_cru *cru, ulong clk_id)
|
|||
}
|
||||
|
||||
val = readl(&cru->clksel_con[spiclk->reg]);
|
||||
div = extract_bits(val, CLK_SPI_PLL_DIV_CON_WIDTH, spiclk->div_shift);
|
||||
div = bitfield_extract(val, spiclk->div_shift,
|
||||
CLK_SPI_PLL_DIV_CON_WIDTH);
|
||||
|
||||
return DIV_TO_RATE(GPLL_HZ, div);
|
||||
}
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue