mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-03-14 21:10:27 +01:00
rockchip: rk322x: update MACRO for mmc clksel reg
The description for eMMC/SDIO/SDMMC src is not correct, update the CRU_CLKSEL11_CON value definition according to TRM. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
This commit is contained in:
parent
44c5ba557b
commit
a80b3b0378
1 changed files with 3 additions and 6 deletions
|
|
@ -162,20 +162,17 @@ enum {
|
|||
/* CRU_CLKSEL11_CON */
|
||||
EMMC_PLL_SHIFT = 12,
|
||||
EMMC_PLL_MASK = 3 << EMMC_PLL_SHIFT,
|
||||
EMMC_SEL_APLL = 0,
|
||||
EMMC_SEL_DPLL,
|
||||
EMMC_SEL_CPLL = 0,
|
||||
EMMC_SEL_GPLL,
|
||||
EMMC_SEL_24M,
|
||||
SDIO_PLL_SHIFT = 10,
|
||||
SDIO_PLL_MASK = 3 << SDIO_PLL_SHIFT,
|
||||
SDIO_SEL_APLL = 0,
|
||||
SDIO_SEL_DPLL,
|
||||
SDIO_SEL_CPLL = 0,
|
||||
SDIO_SEL_GPLL,
|
||||
SDIO_SEL_24M,
|
||||
MMC0_PLL_SHIFT = 8,
|
||||
MMC0_PLL_MASK = 3 << MMC0_PLL_SHIFT,
|
||||
MMC0_SEL_APLL = 0,
|
||||
MMC0_SEL_DPLL,
|
||||
MMC0_SEL_CPLL = 0,
|
||||
MMC0_SEL_GPLL,
|
||||
MMC0_SEL_24M,
|
||||
MMC0_DIV_SHIFT = 0,
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue