mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-03-14 21:10:27 +01:00
ipu_common: Only apply the erratum to MX51
The following erratum : "ENGcm08316 IPU: Clarification regarding the bypass mode registers setup for display and camera interfaces" only applies to mx51, so restrict its usage for this SoC only. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
This commit is contained in:
parent
695af9abc6
commit
913db79427
1 changed files with 2 additions and 0 deletions
|
|
@ -401,6 +401,7 @@ void ipu_reset(void)
|
|||
int ipu_probe(void)
|
||||
{
|
||||
unsigned long ipu_base;
|
||||
#if defined CONFIG_MX51
|
||||
u32 temp;
|
||||
|
||||
u32 *reg_hsc_mcd = (u32 *)MIPI_HSC_BASE_ADDR;
|
||||
|
|
@ -414,6 +415,7 @@ int ipu_probe(void)
|
|||
|
||||
temp = __raw_readl(reg_hsc_mxt_conf);
|
||||
__raw_writel(temp | 0x10000, reg_hsc_mxt_conf);
|
||||
#endif
|
||||
|
||||
ipu_base = IPU_CTRL_BASE_ADDR;
|
||||
ipu_cpmem_base = (u32 *)(ipu_base + IPU_CPMEM_REG_BASE);
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue