mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2025-12-10 07:44:53 +01:00
Set ips dividor to 1/4 of csb clock.
Previous setting cause ips clock to be out of spec. This bug was found by John Rigby from Freescale. Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com>
This commit is contained in:
parent
4c9e98ace7
commit
334e442e6f
1 changed files with 1 additions and 1 deletions
|
|
@ -185,7 +185,7 @@
|
|||
|
||||
/* SCFR1 System Clock Frequency Register 1
|
||||
*/
|
||||
#define SCFR1_IPS_DIV 0x2
|
||||
#define SCFR1_IPS_DIV 0x4
|
||||
#define SCFR1_IPS_DIV_MASK 0x03800000
|
||||
#define SCFR1_IPS_DIV_SHIFT 23
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue