mirror of
https://git.codelinaro.org/clo/qsdk/oss/boot/u-boot-2016.git
synced 2026-03-07 01:40:49 +01:00
powerpc/mpc85xx: SECURE BOOT- corrected CSPR settings for BSC9132QDS NAND
In case of secure boot from NAND, CSPR and FTIM settings are same as non-secure NAND boot. CSPR0 is configured as NAND and CSPR1 is configured as NOR. Signed-off-by: Aneesh Bansal <aneesh.bansal@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
This commit is contained in:
parent
80ba6a6f2a
commit
3051f3f999
1 changed files with 1 additions and 1 deletions
|
|
@ -360,7 +360,7 @@ combinations. this should be removed later
|
|||
#endif
|
||||
|
||||
/* Set up IFC registers for boot location NOR/NAND */
|
||||
#if defined(CONFIG_NAND)
|
||||
#if defined(CONFIG_NAND) || defined(CONFIG_NAND_SECBOOT)
|
||||
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
|
||||
#define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
|
||||
#define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue