mirror/pico-sdk
1
0
Fork 0
mirror of https://github.com/raspberrypi/pico-sdk.git synced 2026-03-14 21:19:43 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge 591e1ef211 into bc5481455f

Browse source
This commit is contained in:
Rainer Keller 2026-03-13 05:35:54 +00:00 • committed by GitHub
commit a74be3a2cb
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
4 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/rp2350/hardware_regs/RP2350.svd
View file

@ -76208,7 +76208,7 @@ SPDX-License-Identifier: BSD-3-Clause
<register>
<name>MTIME</name>
<addressOffset>0x000001b0</addressOffset>
<description>Read/write access to the high half of RISC-V Machine-mode timer. This register is shared between both cores. If both cores write on the same cycle, core 1 takes precedence.</description>
<description>Read/write access to the low half of RISC-V Machine-mode timer. This register is shared between both cores. If both cores write on the same cycle, core 1 takes precedence.</description>
<resetValue>0x00000000</resetValue>
<fields>
<field>

2
src/rp2350/hardware_regs/include/hardware/regs/sio.h
View file

@ -2132,7 +2132,7 @@
#define SIO_MTIME_CTRL_EN_ACCESS "RW"
// =============================================================================
// Register : SIO_MTIME
// Description : Read/write access to the high half of RISC-V Machine-mode
// Description : Read/write access to the low half of RISC-V Machine-mode
// timer. This register is shared between both cores. If both
// cores write on the same cycle, core 1 takes precedence.
#define SIO_MTIME_OFFSET _u(0x000001b0)

2
src/rp2350/hardware_structs/include/hardware/structs/sio.h
View file

@ -249,7 +249,7 @@ typedef struct {
uint32_t _pad3[2];
_REG_(SIO_MTIME_OFFSET) // SIO_MTIME
// Read/write access to the high half of RISC-V Machine-mode timer
// Read/write access to the low half of RISC-V Machine-mode timer
// 0xffffffff [31:0] MTIME (0x00000000)
io_rw_32 mtime;

2
src/rp2_common/cmsis/stub/CMSIS/Device/RP2350/Include/RP2350.h
View file

@ -4017,7 +4017,7 @@ typedef struct { /*!< SIO Structure
interrupts are routed to normal system-level interrupt
lines as well as to the MIP.MTIP inputs on the RISC-V cores. */
__IM uint32_t RESERVED3[2];
__IOM uint32_t MTIME; /*!< Read/write access to the high half of RISC-V Machine-mode timer.
__IOM uint32_t MTIME; /*!< Read/write access to the low half of RISC-V Machine-mode timer.
This register is shared between both cores. If both cores
write on the same cycle, core 1 takes precedence. */
__IOM uint32_t MTIMEH; /*!< Read/write access to the high half of RISC-V Machine-mode timer.