openwrt/target/linux/realtek
Sven Eckelmann 356acef794
Some checks are pending
Build Kernel / Build all affected Kernels (push) Waiting to run
realtek: dsa: Clarify meaning of secondary lag member variable
The name "is_lagmember" implies that the port is part of a LAG. But this
information is already stored in lagmembers. In reality, it is stored the
non-primary LAG members. Renaming it accordingly, makes the code a lot more
readable

Also the type (u32 array) looks like it would contain some kind of large id
(like the group ID). But it only stores a single bit. It is more appropriate
to just use a single bit per port.

Signed-off-by: Sven Eckelmann <se@simonwunderlich.de>
Link: https://github.com/openwrt/openwrt/pull/20707
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
2025-11-11 01:06:49 +01:00
..
base-files realtek: rtl930x: Add support for Plasma Cloud MCX3 Media Converter 2025-11-07 21:12:58 +01:00
dts realtek: RTL838x: make u-boot-env writeable ZyXEL GS1900 2025-11-09 23:34:12 +01:00
files/firmware/rtl838x_phy
files-6.12 realtek: dsa: Clarify meaning of secondary lag member variable 2025-11-11 01:06:49 +01:00
image realtek: rtl930x: Add support for Plasma Cloud MCX3 Media Converter 2025-11-07 21:12:58 +01:00
patches-6.12 kernel: bump 6.12 to 6.12.57 2025-11-06 22:06:54 +01:00
profiles target: use SPDX license identifiers on Makefiles 2021-02-10 15:47:18 +01:00
rtl838x realtek: rtl930x: Disable L3 offloading 2025-10-21 21:59:28 +02:00
rtl839x realtek: rtl930x: Disable L3 offloading 2025-10-21 21:59:28 +02:00
rtl930x realtek: add support for Zyxel XGS1010-12 A1 2025-11-03 11:07:20 +01:00
rtl930x_nand realtek: rtl930x: Disable L3 offloading 2025-10-21 21:59:28 +02:00
rtl931x realtek: rtl930x: Disable L3 offloading 2025-10-21 21:59:28 +02:00
rtl931x_nand realtek: rtl930x: Disable L3 offloading 2025-10-21 21:59:28 +02:00
Makefile realtek: add NAND targets for RTL93xx 2025-08-10 11:46:52 +02:00