mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2025-12-10 06:24:40 +01:00
88a404a2d1
Add a new microchipsw target aimed add supporting Microchip switch SoC-s. Start by supporting LAN969x SoC-s as the first subtarget. Signed-off-by: Robert Marko <robert.marko@sartura.hr>
70 lines
2.1 KiB
Diff
70 lines
2.1 KiB
Diff
From 5b89e2d7ec7afd2e2d92f90f90f232e17d70cfc0 Mon Sep 17 00:00:00 2001
|
|
From: Daniel Machon <daniel.machon@microchip.com>
|
|
Date: Mon, 16 Sep 2024 11:49:22 +0200
|
|
Subject: [PATCH 06/25] clk: lan966x: add support for lan969x SoC clock driver
|
|
|
|
Add support for the lan969x SoC clock driver in the existing lan966x
|
|
driver. The lan969x clock controller contains 3 PLLs - cpu_clk, ddr_clk
|
|
and sys_clk (same as lan966x) which generates and supplies the clock to
|
|
various peripherals within the SoC.
|
|
|
|
Signed-off-by: Daniel Machon <daniel.machon@microchip.com>
|
|
Link: https://lore.kernel.org/r/20240916-lan969x-clock-v1-4-0e150336074d@microchip.com
|
|
Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
|
|
---
|
|
drivers/clk/clk-lan966x.c | 23 +++++++++++++++++++++++
|
|
1 file changed, 23 insertions(+)
|
|
|
|
--- a/drivers/clk/clk-lan966x.c
|
|
+++ b/drivers/clk/clk-lan966x.c
|
|
@@ -31,6 +31,13 @@ static const char * const lan966x_clk_na
|
|
"flexcom4", "timer1", "usb_refclk",
|
|
};
|
|
|
|
+static const char * const lan969x_clk_names[] = {
|
|
+ "qspi0", "qspi2", "sdmmc0", "sdmmc1",
|
|
+ "mcan0", "mcan1", "flexcom0",
|
|
+ "flexcom1", "flexcom2", "flexcom3",
|
|
+ "timer1", "usb_refclk",
|
|
+};
|
|
+
|
|
struct lan966x_gck {
|
|
struct clk_hw hw;
|
|
void __iomem *reg;
|
|
@@ -61,6 +68,13 @@ static const struct clk_gate_soc_desc la
|
|
{ }
|
|
};
|
|
|
|
+static const struct clk_gate_soc_desc lan969x_clk_gate_desc[] = {
|
|
+ { "usb_drd", 10 },
|
|
+ { "mcramc", 9 },
|
|
+ { "hmatrix", 8 },
|
|
+ { }
|
|
+};
|
|
+
|
|
struct lan966x_match_data {
|
|
char *name;
|
|
const char * const *clk_name;
|
|
@@ -77,6 +91,14 @@ static struct lan966x_match_data lan966x
|
|
.num_generic_clks = 14,
|
|
};
|
|
|
|
+static struct lan966x_match_data lan969x_desc = {
|
|
+ .name = "lan969x",
|
|
+ .clk_name = lan969x_clk_names,
|
|
+ .clk_gate_desc = lan969x_clk_gate_desc,
|
|
+ .num_total_clks = 15,
|
|
+ .num_generic_clks = 12,
|
|
+};
|
|
+
|
|
static DEFINE_SPINLOCK(clk_gate_lock);
|
|
static void __iomem *base;
|
|
|
|
@@ -281,6 +303,7 @@ static int lan966x_clk_probe(struct plat
|
|
|
|
static const struct of_device_id lan966x_clk_dt_ids[] = {
|
|
{ .compatible = "microchip,lan966x-gck", .data = &lan966x_desc },
|
|
+ { .compatible = "microchip,lan9691-gck", .data = &lan969x_desc },
|
|
{ }
|
|
};
|
|
MODULE_DEVICE_TABLE(of, lan966x_clk_dt_ids);
|