mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2026-02-12 12:10:00 +01:00
The GS1900-48 is a 48 + 2 port Gigabit L2 switch with 48 gigabit ports.
Hardware:
RTL8393M SoC
Macronix MX25l12805D (16MB flash)
128MB RAM
6 * RTL8218B external PHY
2 * RTL8231 GPIO extenders to control the port LEDs, system LED and
Reset button
2 Uplink ports are SFP cages which support 1000 Base-X mini GBIC modules.
Power is supplied via a 230 volt mains connector.
The board has a hard reset switch SW1, which is is not reachable from the outside.
J4 provides a 12V RS232 serial connector which is connected through U8 to
the 3.3V UART of the RTL8393. Conversion is done by U8, a SIPEX 3232EC.
To connect to the UART, wires can be soldered to R603 (TX) and R602 (RX).
Installation:
Install the squashfs image via Realtek's original Web-Interface.
Signed-off-by: Birger Koblitz <git@birger-koblitz.de>
|
||
|---|---|---|
| .. | ||
| rtl838x.dtsi | ||
| rtl839x.dtsi | ||
| rtl930x.dtsi | ||
| rtl8380_netgear_gigabit.dtsi | ||
| rtl8380_netgear_gigabit_1xx.dtsi | ||
| rtl8380_netgear_gigabit_3xx.dtsi | ||
| rtl8380_netgear_gs108t-v3.dts | ||
| rtl8380_netgear_gs110tpp-v1.dts | ||
| rtl8380_netgear_gs308t-v1.dts | ||
| rtl8380_netgear_gs310tp-v1.dts | ||
| rtl8380_zyxel_gs1900-8.dts | ||
| rtl8380_zyxel_gs1900-8hp-v1.dts | ||
| rtl8380_zyxel_gs1900-8hp-v2.dts | ||
| rtl8380_zyxel_gs1900-10hp.dts | ||
| rtl8380_zyxel_gs1900.dtsi | ||
| rtl8382_allnet_all-sg8208m.dts | ||
| rtl8382_d-link_dgs-1210-10p.dts | ||
| rtl8382_d-link_dgs-1210-16.dts | ||
| rtl8382_d-link_dgs-1210-28.dts | ||
| rtl8382_d-link_dgs-1210.dtsi | ||
| rtl8382_inaba_aml2-17gp.dts | ||
| rtl8382_zyxel_gs1900-24hp-v2.dts | ||
| rtl8393_zyxel_gs1900-48.dts | ||