mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2025-12-10 08:44:39 +01:00
00d61da588
Add support for qcom remoteproc WCSS secure PIL driver. Signed-off-by: George Moussalem <george.moussalem@outlook.com> Link: https://github.com/openwrt/openwrt/pull/20928 Signed-off-by: Robert Marko <robimarko@gmail.com>
157 lines
4.6 KiB
Diff
157 lines
4.6 KiB
Diff
From db128ef0282b8cc41816caf39a03fa17d10fa865 Mon Sep 17 00:00:00 2001
|
|
From: Manikanta Mylavarapu <quic_mmanikan@quicinc.com>
|
|
Date: Tue, 21 Oct 2025 15:38:29 +0400
|
|
Subject: [PATCH v6 2/8] dt-bindings: remoteproc: qcom: document hexagon based WCSS secure PIL
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset="utf-8"
|
|
Content-Transfer-Encoding: 7bit
|
|
Message-Id: <20251021-ipq5018-wifi-v6-2-c55c547df6fc@outlook.com>
|
|
|
|
Add new binding document for hexagon based WCSS secure PIL remoteproc.
|
|
IPQ5018, IPQ5332, IPQ5424 and IPQ9574 follow secure PIL remoteproc.
|
|
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Manikanta Mylavarapu <quic_mmanikan@quicinc.com>
|
|
Signed-off-by: Gokul Sriram Palanisamy <quic_gokulsri@quicinc.com>
|
|
---
|
|
.../bindings/remoteproc/qcom,wcss-sec-pil.yaml | 133 +++++++++++++++++++++
|
|
1 file changed, 133 insertions(+)
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/remoteproc/qcom,wcss-sec-pil.yaml
|
|
@@ -0,0 +1,135 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/remoteproc/qcom,wcss-sec-pil.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Qualcomm WCSS Secure Peripheral Image Loader
|
|
+
|
|
+maintainers:
|
|
+ - Manikanta Mylavarapu <quic_mmanikan@quicinc.com>
|
|
+
|
|
+description:
|
|
+ Wireless Connectivity Subsystem (WCSS) Secure Peripheral Image Loader loads
|
|
+ firmware and power up QDSP6 remoteproc on the Qualcomm IPQ series SoC.
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - qcom,ipq5018-wcss-sec-pil
|
|
+ - qcom,ipq5332-wcss-sec-pil
|
|
+ - qcom,ipq5424-wcss-sec-pil
|
|
+ - qcom,ipq9574-wcss-sec-pil
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ firmware-name:
|
|
+ maxItems: 1
|
|
+ description: Firmware name for the Hexagon core
|
|
+
|
|
+ interrupts:
|
|
+ items:
|
|
+ - description: Watchdog interrupt
|
|
+ - description: Fatal interrupt
|
|
+ - description: Ready interrupt
|
|
+ - description: Handover interrupt
|
|
+ - description: Stop acknowledge interrupt
|
|
+
|
|
+ interrupt-names:
|
|
+ items:
|
|
+ - const: wdog
|
|
+ - const: fatal
|
|
+ - const: ready
|
|
+ - const: handover
|
|
+ - const: stop-ack
|
|
+
|
|
+ clocks:
|
|
+ items:
|
|
+ - description: sleep clock
|
|
+ - description: AHB interconnect between system NOC and WCSS block
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: sleep
|
|
+ - const: interconnect
|
|
+
|
|
+ mboxes:
|
|
+ maxItems: 1
|
|
+ items:
|
|
+ - description: A phandle to the TMECom mailbox device node
|
|
+
|
|
+ qcom,smem-states:
|
|
+ $ref: /schemas/types.yaml#/definitions/phandle-array
|
|
+ description: States used by the AP to signal the remote processor
|
|
+ items:
|
|
+ - description: Stop Q6
|
|
+ - description: Shutdown Q6
|
|
+
|
|
+ qcom,smem-state-names:
|
|
+ description:
|
|
+ Names of the states used by the AP to signal the remote processor
|
|
+ items:
|
|
+ - const: stop
|
|
+ - const: shutdown
|
|
+
|
|
+ memory-region:
|
|
+ items:
|
|
+ - description: Q6 reserved region
|
|
+
|
|
+ glink-edge:
|
|
+ $ref: /schemas/remoteproc/qcom,glink-edge.yaml#
|
|
+ description:
|
|
+ Qualcomm G-Link subnode which represents communication edge, channels
|
|
+ and devices related to the Modem.
|
|
+ unevaluatedProperties: false
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - firmware-name
|
|
+ - interrupts
|
|
+ - interrupt-names
|
|
+ - qcom,smem-states
|
|
+ - qcom,smem-state-names
|
|
+ - memory-region
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
+ #include <dt-bindings/clock/qcom,ipq5424-gcc.h>
|
|
+ remoteproc@d100000 {
|
|
+ compatible = "qcom,ipq5424-wcss-sec-pil";
|
|
+ reg = <0x0d100000 0x4040>;
|
|
+ firmware-name = "ath12k/IPQ5424/hw1.0/q6_fw0.mbn";
|
|
+ interrupts-extended = <&intc GIC_SPI 508 IRQ_TYPE_EDGE_RISING>,
|
|
+ <&wcss_smp2p_in 0 IRQ_TYPE_NONE>,
|
|
+ <&wcss_smp2p_in 1 IRQ_TYPE_NONE>,
|
|
+ <&wcss_smp2p_in 2 IRQ_TYPE_NONE>,
|
|
+ <&wcss_smp2p_in 3 IRQ_TYPE_NONE>;
|
|
+ interrupt-names = "wdog",
|
|
+ "fatal",
|
|
+ "ready",
|
|
+ "handover",
|
|
+ "stop-ack";
|
|
+
|
|
+ clocks = <&gcc GCC_IM_SLEEP_CLK>;
|
|
+ clock-names = "sleep";
|
|
+
|
|
+ mboxes = <&tmel_qmp 0>;
|
|
+ qcom,smem-states = <&wcss_smp2p_out 1>,
|
|
+ <&wcss_smp2p_out 0>;
|
|
+ qcom,smem-state-names = "stop",
|
|
+ "shutdown";
|
|
+
|
|
+ memory-region = <&q6_region>;
|
|
+
|
|
+ glink-edge {
|
|
+ interrupts = <GIC_SPI 500 IRQ_TYPE_EDGE_RISING>;
|
|
+ label = "rtr";
|
|
+ qcom,remote-pid = <1>;
|
|
+ mboxes = <&apcs_glb 8>;
|
|
+ };
|
|
+ };
|