realtek: phy: align page select register naming with upstream

The downstream driver has different naming conventions than upstream.

Register: 31
Downstream name: RTL8XXX_PAGE_SELECT
Upstream name: RTL821x_PAGE_SELECT

Register: 30
Downstream name: RTL821XEXT_MEDIA_PAGE_SELECT
Upstream name: RTL821x_EXT_PAGE_SELECT

Align to upstream.

Signed-off-by: Markus Stockhausen <markus.stockhausen@gmx.de>
Link: https://github.com/openwrt/openwrt/pull/21716
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
This commit is contained in:
Markus Stockhausen 2026-01-26 14:25:00 +01:00 committed by Hauke Mehrtens
parent 3c024c00ce
commit c2a3871387

View file

@ -20,8 +20,16 @@
extern struct rtl83xx_soc_info soc_info;
/* all Clause-22 RealTek MDIO PHYs use register 0x1f for page select */
#define RTL8XXX_PAGE_SELECT 0x1f
/*
* Realtek PHYs have three special page registers. Register 31 (page select) switches the
* register pages and gives access to special registers that are mapped into register
* range 16-24. Register 30 (extended page select) does basically the same. It especially
* grants access to special internal data like fibre, copper or serdes setup. Register
* 29 is a write only companion of register 30. As it flips back to 0 and register 30
* shows the original write content it should be avoided at all cost.
*/
#define RTL821x_PAGE_SELECT 0x1f
#define RTL821x_EXT_PAGE_SELECT 0x1e
#define RTL8XXX_PAGE_MAIN 0x0000
#define RTL821X_PAGE_PORT 0x0266
@ -38,7 +46,6 @@ extern struct rtl83xx_soc_info soc_info;
*/
#define RTL838X_PAGE_RAW 0x0fff
#define RTL821XEXT_MEDIA_PAGE_SELECT 0x1e
#define RTL821X_PHYCR2 0x19
#define RTL821X_PHYCR2_PHY_EEE_ENABLE BIT(5)
@ -179,12 +186,12 @@ static void rtl8380_phy_reset(struct phy_device *phydev)
static int rtl821x_read_page(struct phy_device *phydev)
{
return __phy_read(phydev, RTL8XXX_PAGE_SELECT);
return __phy_read(phydev, RTL821x_PAGE_SELECT);
}
static int rtl821x_write_page(struct phy_device *phydev, int page)
{
return __phy_write(phydev, RTL8XXX_PAGE_SELECT, page);
return __phy_write(phydev, RTL821x_PAGE_SELECT, page);
}
static struct fw_header *rtl838x_request_fw(struct phy_device *phydev,
@ -327,15 +334,15 @@ static bool __rtl8214fc_media_is_fibre(struct phy_device *phydev)
int reg = regs[phydev->mdio.addr & 3];
int oldpage, oldxpage, val;
oldpage = __phy_read(basephy, RTL8XXX_PAGE_SELECT);
oldxpage = __phy_read(basephy, RTL821XEXT_MEDIA_PAGE_SELECT);
oldpage = __phy_read(basephy, RTL821x_PAGE_SELECT);
oldxpage = __phy_read(basephy, RTL821x_EXT_PAGE_SELECT);
__phy_write(basephy, RTL821XEXT_MEDIA_PAGE_SELECT, RTL821X_MEDIA_PAGE_INTERNAL);
__phy_write(basephy, RTL8XXX_PAGE_SELECT, RTL821X_PAGE_PORT);
__phy_write(basephy, RTL821x_EXT_PAGE_SELECT, RTL821X_MEDIA_PAGE_INTERNAL);
__phy_write(basephy, RTL821x_PAGE_SELECT, RTL821X_PAGE_PORT);
val = __phy_read(basephy, reg);
__phy_write(basephy, RTL821XEXT_MEDIA_PAGE_SELECT, oldxpage);
__phy_write(basephy, RTL8XXX_PAGE_SELECT, oldpage);
__phy_write(basephy, RTL821x_EXT_PAGE_SELECT, oldxpage);
__phy_write(basephy, RTL821x_PAGE_SELECT, oldpage);
return !(val & RTL8214FC_MEDIA_COPPER);
}
@ -354,15 +361,15 @@ static bool rtl8214fc_media_is_fibre(struct phy_device *phydev)
static void rtl8214fc_power_set(struct phy_device *phydev, int port, bool on)
{
int page = port == PORT_FIBRE ? RTL821X_MEDIA_PAGE_FIBRE : RTL821X_MEDIA_PAGE_COPPER;
int oldxpage = __phy_read(phydev, RTL821XEXT_MEDIA_PAGE_SELECT);
int oldxpage = __phy_read(phydev, RTL821x_EXT_PAGE_SELECT);
int pdown = on ? 0 : BMCR_PDOWN;
phydev_info(phydev, "power %s %s\n", on ? "on" : "off",
port == PORT_FIBRE ? "fibre" : "copper");
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, page);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, page);
phy_modify_paged(phydev, RTL821X_PAGE_POWER, 0x10, BMCR_PDOWN, pdown);
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, oldxpage);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, oldxpage);
}
static int rtl8214fc_suspend(struct phy_device *phydev)
@ -386,15 +393,15 @@ static int rtl8214fc_resume(struct phy_device *phydev)
static void rtl8214fc_media_set(struct phy_device *phydev, bool set_fibre)
{
struct phy_device *basephy = get_base_phy(phydev);
int oldxpage = phy_read(basephy, RTL821XEXT_MEDIA_PAGE_SELECT);
int oldxpage = phy_read(basephy, RTL821x_EXT_PAGE_SELECT);
int copper = set_fibre ? 0 : RTL8214FC_MEDIA_COPPER;
static int regs[] = {16, 19, 20, 21};
int reg = regs[phydev->mdio.addr & 3];
phydev_info(phydev, "switch to %s\n", set_fibre ? "fibre" : "copper");
phy_write(basephy, RTL821XEXT_MEDIA_PAGE_SELECT, RTL821X_MEDIA_PAGE_INTERNAL);
phy_write(basephy, RTL821x_EXT_PAGE_SELECT, RTL821X_MEDIA_PAGE_INTERNAL);
phy_modify_paged(basephy, RTL821X_PAGE_PORT, reg, RTL8214FC_MEDIA_COPPER, copper);
phy_write(basephy, RTL821XEXT_MEDIA_PAGE_SELECT, oldxpage);
phy_write(basephy, RTL821x_EXT_PAGE_SELECT, oldxpage);
if (!phydev->suspended) {
rtl8214fc_power_set(phydev, PORT_MII, !set_fibre);
@ -627,10 +634,10 @@ static int rtl8218d_config_init(struct phy_device *phydev)
* phy_write(phydev, 0x1e, 0x8);
* phy_write_paged(phydev, 0x262, 0x10, 0x1);
*/
oldpage = phy_read(phydev, RTL8XXX_PAGE_SELECT);
oldxpage = phy_read(phydev, RTL821XEXT_MEDIA_PAGE_SELECT);
oldpage = phy_read(phydev, RTL821x_PAGE_SELECT);
oldxpage = phy_read(phydev, RTL821x_EXT_PAGE_SELECT);
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, 0x8);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, 0x8);
chip_info = phy_read_paged(phydev, 0x327, 0x15);
is_qsgmii = (phy_read_paged(phydev, 0x260, 0x12) & 0xf0) == 0xd0;
@ -663,8 +670,8 @@ static int rtl8218d_config_init(struct phy_device *phydev)
phy_write_paged(phydev, 0x500, 0x10, 0x1400);
phy_write_paged(phydev, 0x500, 0x10, 0x1403);
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, oldxpage);
phy_write(phydev, RTL8XXX_PAGE_SELECT, oldpage);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, oldxpage);
phy_write(phydev, RTL821x_PAGE_SELECT, oldpage);
return 0;
}
@ -693,9 +700,9 @@ static int rtl8218b_config_init(struct phy_device *phydev)
* so that ports at least get link up and pass traffic.
*/
oldpage = phy_read(phydev, RTL8XXX_PAGE_SELECT);
oldxpage = phy_read(phydev, RTL821XEXT_MEDIA_PAGE_SELECT);
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, 0x8);
oldpage = phy_read(phydev, RTL821x_PAGE_SELECT);
oldxpage = phy_read(phydev, RTL821x_EXT_PAGE_SELECT);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, 0x8);
/* activate 32/40 bit redundancy algorithm for first MAC serdes */
phy_modify_paged(phydev, RTL821X_MAC_SDS_PAGE(0, 1), 0x14, 0, BIT(3));
@ -722,8 +729,8 @@ static int rtl8218b_config_init(struct phy_device *phydev)
phy_modify_paged(phydev, RTL821X_MAC_SDS_PAGE(sds, 0), 0x13, BIT(6), 0);
}
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, oldxpage);
phy_write(phydev, RTL8XXX_PAGE_SELECT, oldpage);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, oldxpage);
phy_write(phydev, RTL821x_PAGE_SELECT, oldpage);
return 0;
}
@ -749,20 +756,20 @@ static int rtl8214fc_phy_probe(struct phy_device *phydev)
if (phydev->mdio.addr % 8 == 0) {
/* Force all ports to copper */
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, RTL821X_MEDIA_PAGE_INTERNAL);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, RTL821X_MEDIA_PAGE_INTERNAL);
for (int port = 0; port < 4; port++)
phy_modify_paged(phydev, 0x266, regs[port], 0, GENMASK(11, 10));
}
/* Step 2 - port setup */
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, RTL821X_MEDIA_PAGE_FIBRE);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, RTL821X_MEDIA_PAGE_FIBRE);
/* set fiber SerDes RX to negative edge */
phy_modify_paged(phydev, 0x8, 0x17, 0, BIT(14));
/* auto negotiation disable link on */
phy_modify_paged(phydev, 0x8, 0x14, 0, BIT(2));
/* disable fiber 100MBit */
phy_modify_paged(phydev, 0x8, 0x11, BIT(5), 0);
phy_write(phydev, RTL821XEXT_MEDIA_PAGE_SELECT, RTL821X_MEDIA_PAGE_AUTO);
phy_write(phydev, RTL821x_EXT_PAGE_SELECT, RTL821X_MEDIA_PAGE_AUTO);
/* Disable EEE. 0xa5d/0x10 is the same as MDIO_MMD_AN / MDIO_AN_EEE_ADV */
phy_write_paged(phydev, 0xa5d, 0x10, 0x0000);