mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2026-01-28 03:37:17 +01:00
ipq40xx: dts: convert WIA3300-20 SPI chipselect to hardware mode
On ipq40xx platform, some specific GPIO can be configured as hardware controlled SPI CS pin. This commit is an example of how to convert the chipselect pin to the hardware CS mode. Signed-off-by: Shiji Yang <yangshiji66@outlook.com> Link: https://github.com/openwrt/openwrt/pull/20478 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
This commit is contained in:
parent
c16d83184b
commit
7bbbe77504
1 changed files with 1 additions and 11 deletions
|
|
@ -126,8 +126,6 @@
|
|||
pinctrl-0 = <&spi0_pins>;
|
||||
pinctrl-names = "default";
|
||||
|
||||
cs-gpios = <&tlmm 12 GPIO_ACTIVE_LOW>;
|
||||
|
||||
flash@0 {
|
||||
compatible = "jedec,spi-nor";
|
||||
spi-max-frequency = <24000000>;
|
||||
|
|
@ -398,19 +396,11 @@
|
|||
|
||||
spi0_pins: spi0_pinmux {
|
||||
blsp_spi0 {
|
||||
pins = "gpio13", "gpio14", "gpio15";
|
||||
pins = "gpio12", "gpio13", "gpio14", "gpio15";
|
||||
function = "blsp_spi0";
|
||||
drive-strength = <4>;
|
||||
bias-disable;
|
||||
};
|
||||
|
||||
gpio {
|
||||
pins = "gpio12";
|
||||
function = "gpio";
|
||||
drive-strength = <4>;
|
||||
bias-disable;
|
||||
output-high;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue