hsdaoh-fpga/hsdaoh_primer25k_test/hsdaoh_primer25k_test.sdc
2024-05-05 01:03:12 +02:00

1 line
No EOL
65 B
Tcl

create_clock -name sys_clk -period 20 [get_ports {sys_clk}] -add