mirror/hsdaoh-fpga
1
0
Fork 0
mirror of https://github.com/steve-m/hsdaoh-fpga.git synced 2025-12-09 23:34:45 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

hsdaoh_core: correct indentation

Browse source
This commit is contained in:
Steve Markgraf 2024-10-25 01:08:57 +02:00
parent ff425280b1
commit 5ce8b885a4
1 changed files with 11 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

23
common/hsdaoh/hsdaoh_core.v
View file

@ -41,19 +41,18 @@ always @(posedge clk_pixel) begin
end else if ((cx < screen_width) && (cy < screen_height)) begin
if (fifo_read_en && !fifo_empty) begin
// regular output of FIFO data
hdmi_data <= {data_in[15:0], 8'h00};
// regular output of FIFO data
hdmi_data <= {data_in[15:0], 8'h00};
// increment line payload counter
line_word_cnt <= line_word_cnt + 1'b1;
end else begin
// output idle counter
hdmi_data <= {idle_counter[15:8], idle_counter[7:0], 8'h00};
// increment idle counter
idle_counter <= idle_counter + 1'b1;
end
// increment line payload counter
line_word_cnt <= line_word_cnt + 1'b1;
end else begin
// output idle counter
hdmi_data <= {idle_counter[15:8], idle_counter[7:0], 8'h00};
// increment idle counter
idle_counter <= idle_counter + 1'b1;
end
end else
line_word_cnt <= 16'h0000;
@ -81,7 +80,7 @@ always @(posedge clk_pixel) begin
// start FIFO readout
if (!fifo_empty)
fifo_read_en = 1'b1;
fifo_read_en = 1'b1;
end
if (cx == 0) begin