This commit is contained in:
Jie Feng 2024-11-04 21:52:36 +08:00
parent 09bd624906
commit 5bba9d498d

View file

@ -183,7 +183,7 @@ module top (
always @(posedge clk_data) begin
counter <= counter + 1'b1;
if (counter == 0) begin
accumulator <= rf_in_1bit;
accumulator <= rf_in_1bit_q0 + rf_in_1bit_q1;
fifo_in <= accumulator;
end else begin
accumulator <= accumulator + rf_in_1bit_q0 + rf_in_1bit_q1;