mirror of
https://github.com/steve-m/hsdaoh-fpga.git
synced 2026-01-28 01:47:21 +01:00
Fix bug
This commit is contained in:
parent
09bd624906
commit
5bba9d498d
1 changed files with 1 additions and 1 deletions
|
|
@ -183,7 +183,7 @@ module top (
|
|||
always @(posedge clk_data) begin
|
||||
counter <= counter + 1'b1;
|
||||
if (counter == 0) begin
|
||||
accumulator <= rf_in_1bit;
|
||||
accumulator <= rf_in_1bit_q0 + rf_in_1bit_q1;
|
||||
fifo_in <= accumulator;
|
||||
end else begin
|
||||
accumulator <= accumulator + rf_in_1bit_q0 + rf_in_1bit_q1;
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue