1
0
Fork 0
forked from mirror/openwrt
openwrt/target
David Bauer ea6fb9c16d generic: MIPS: Add barriers between dcache & icache flushes
This fixes spurious boot-errors with some ath79 MIPS 74Kc boards such
as the AC Lite as well as Archer C7 v2.

The missing barrier leads to the icache flush being executed before the
dcache writeback, which results in the CPU executing the dummy infinite
loop in tlbmiss_handler_setup_pgd.

Applying this patch from upstream ensures the dcache is written back
before flushing the icache.

Signed-off-by: David Bauer <mail@david-bauer.net>
(cherry picked from commit 26bc8f6876)
2023-03-05 20:22:10 +01:00
..
imagebuilder imagebuilder: export SOURCE_DATE_EPOCH to environment 2022-04-10 16:32:20 +01:00
linux generic: MIPS: Add barriers between dcache & icache flushes 2023-03-05 20:22:10 +01:00
llvm-bpf llvm-bpf: fix rebuild check for generating tarball 2021-11-26 11:37:19 +01:00
sdk toolchain: Select USE_SSTRIP with external musl toolchain 2022-10-03 19:51:49 +02:00
toolchain toolchain: switch packaged toolchain to tar.xz 2021-10-21 08:25:38 -10:00
Config.in base-files: add eMMC sysupgrade support 2021-12-02 20:42:58 +00:00
Makefile tools/llvm-bpf: move tarball packing to target/llvm-bpf 2021-11-22 12:00:40 +01:00