forked from mirror/openwrt
6150f9ceab
Hardware specifications:
- CPU: Freescale/NXP P2020, dual-core PowerPC @ 1 GHz
- RAM: 1 GB DDR3
- Flash: 2 MB NOR, 512 MB NAND
- Networking: 7x Gigabit Ethernet ports (via two Marvell 88E6171
switches, each attached to a different MAC)
- USB: 2x USB 2.0 ports (front panel)
- mini-PCIe slot
- RTC: Ricoh RS5C372A
- 4 buttons (via external MCU)
- 3 LEDs (via external MCU)
- LCD display (via external MCU)
Installation procedure:
1. Obtain the original MAC address table from the stock bootlog, for
example:
setting device eth0 to 00:90:7f:00:00:01
setting device eth1 to 00:90:7f:00:00:02
setting device eth2 to 00:90:7f:00:00:03
setting device eth3 to 00:90:7f:00:00:04
setting device eth4 to 00:90:7f:00:00:05
setting device eth5 to 00:90:7f:00:00:06
setting device eth6 to 00:90:7f:00:00:07
2. Open the case and move jumper JP1 from 2-3 to 1-2 to enter FAILSAFE
mode.
3. Power on the device and interrupt the boot process to access the U-Boot
shell.
4. Program the MAC base address into the EEPROM (text after '#' is a
comment):
mac ports 3
mac 2 00:90:7f:00:00:01 # first MAC address from bootlog
mac save
5. Reset the device and enter the U-Boot console again.
6. Connect a TFTP server to port 6 and boot the initramfs image:
setenv ipaddr 192.168.1.3
setenv serverip 192.168.1.2
setenv loadaddr 1000000
tftpboot $loadaddr openwrt-mpc85xx-p2020-watchguard_xtm330-initramfs-kernel.bin
bootm $loadaddr
7. (Optional) Backup all MTD partitions if you want the ability to restore
stock firmware.
8. Perform a normal sysupgrade from the initramfs environment.
9. Power off the device and move jumper JP1 back to 2-3.
10. The device will now boot OpenWrt.
Known issues:
- LCD, buttons and LEDs are controlled by an external MCU; the protocol is
currently unknown.
- The internal connection between the two Marvell switches is unused by
OpenWrt.
- The stock firmware uses an empty U-Boot environment; saving variables
modifies the environment and prevents a normal boot. FAILSAFE U-Boot
remains functional.
- WatchGuard configuration is encrypted; DSA MAC addresses are stored in
this configuration.
- Failsafe Ethernet works on port1.
Signed-off-by: Pawel Dembicki <paweldembicki@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/21020
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
54 lines
1.2 KiB
Text
54 lines
1.2 KiB
Text
CONFIG_BLK_DEV_NVME=y
|
|
CONFIG_CONTEXT_TRACKING=y
|
|
CONFIG_CONTEXT_TRACKING_IDLE=y
|
|
CONFIG_CMDLINE_OVERRIDE=y
|
|
CONFIG_CPU_RMAP=y
|
|
CONFIG_DEFAULT_UIMAGE=y
|
|
CONFIG_EEPROM_AT24=y
|
|
CONFIG_FSL_ULI1575=y
|
|
CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y
|
|
CONFIG_GENERIC_IRQ_MIGRATION=y
|
|
CONFIG_GENERIC_MSI_IRQ=y
|
|
CONFIG_GENERIC_TBSYNC=y
|
|
CONFIG_IRQ_DOMAIN_HIERARCHY=y
|
|
CONFIG_LOCK_SPIN_ON_OWNER=y
|
|
CONFIG_MAX63XX_WATCHDOG=y
|
|
CONFIG_MPC85xx_RDB=y
|
|
CONFIG_MTD_CFI=y
|
|
CONFIG_MTD_NAND_FSL_ELBC=y
|
|
CONFIG_MTD_PHYSMAP=y
|
|
CONFIG_MTD_SPLIT_FIT_FW=y
|
|
CONFIG_MTD_UBI=y
|
|
CONFIG_MTD_UBI_BEB_LIMIT=20
|
|
CONFIG_MTD_UBI_BLOCK=y
|
|
CONFIG_MTD_UBI_WL_THRESHOLD=4096
|
|
CONFIG_MUTEX_SPIN_ON_OWNER=y
|
|
CONFIG_NEED_DMA_MAP_STATE=y
|
|
CONFIG_NET_FLOW_LIMIT=y
|
|
CONFIG_NR_CPUS=2
|
|
CONFIG_NVMEM_SYSFS=y
|
|
CONFIG_NVME_CORE=y
|
|
# CONFIG_NVME_MULTIPATH is not set
|
|
CONFIG_PADATA=y
|
|
CONFIG_PCI_MSI=y
|
|
CONFIG_PCI_MSI_ARCH_FALLBACKS=y
|
|
CONFIG_PCI_MSI_IRQ_DOMAIN=y
|
|
CONFIG_PPC_I8259=y
|
|
CONFIG_PPC_MSI_BITMAP=y
|
|
CONFIG_PPC_P2020=y
|
|
CONFIG_PPC_ZIMAGE_LA3000000=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_REGMAP_I2C=y
|
|
CONFIG_RFS_ACCEL=y
|
|
CONFIG_RPS=y
|
|
CONFIG_RTC_DRV_DS1307=y
|
|
CONFIG_RWSEM_SPIN_ON_OWNER=y
|
|
CONFIG_SMP=y
|
|
CONFIG_SOCK_RX_QUEUE_MAPPING=y
|
|
CONFIG_SWIOTLB=y
|
|
CONFIG_TARGET_CPU="8540"
|
|
CONFIG_TARGET_CPU_BOOL=y
|
|
CONFIG_TREE_RCU=y
|
|
CONFIG_TREE_SRCU=y
|
|
CONFIG_UBIFS_FS=y
|
|
CONFIG_XPS=y
|