forked from mirror/openwrt
ramips: dts: adjust mt7621 peripherals address range
Adjust the memory remap range according to the mt7621 programming guide to ensure that the driver can correctly access the peripheral registers. Signed-off-by: Shiji Yang <yangshiji66@outlook.com> Link: https://github.com/openwrt/openwrt/pull/22467 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
This commit is contained in:
parent
b048949114
commit
339e8fa25b
2 changed files with 3 additions and 7 deletions
|
|
@ -360,7 +360,7 @@
|
|||
|
||||
sdhci: mmc@1e130000 {
|
||||
compatible = "mediatek,mt7620-mmc", "ralink,mt7620-sdhci";
|
||||
reg = <0x1e130000 0x4000>;
|
||||
reg = <0x1e130000 0x8000>;
|
||||
|
||||
bus-width = <4>;
|
||||
max-frequency = <50000000>;
|
||||
|
|
@ -428,7 +428,7 @@
|
|||
|
||||
gic: interrupt-controller@1fbc0000 {
|
||||
compatible = "mti,gic";
|
||||
reg = <0x1fbc0000 0x2000>;
|
||||
reg = <0x1fbc0000 0x20000>;
|
||||
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
|
|
@ -474,7 +474,7 @@
|
|||
|
||||
ethernet: ethernet@1e100000 {
|
||||
compatible = "mediatek,mt7621-eth";
|
||||
reg = <0x1e100000 0x10000>;
|
||||
reg = <0x1e100000 0xe000>;
|
||||
|
||||
clocks = <&sysc MT7621_CLK_FE>, <&sysc MT7621_CLK_ETH>;
|
||||
clock-names = "fe", "ethif";
|
||||
|
|
|
|||
|
|
@ -59,10 +59,6 @@
|
|||
};
|
||||
};
|
||||
|
||||
ðernet {
|
||||
reg = <0x1e100000 0xe000>;
|
||||
};
|
||||
|
||||
&spi0 {
|
||||
status = "okay";
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue